A package aware chip design and optimization tool.